![]() CPU: PIPT / VIPT nonaliasing data cache, VIPT aliasing instruction cache CPU: ARMv7 Processor revision 1 (ARMv7), cr=10c53c7d ![]() Linux version 3.10.70 (gcc version 4.6.4 (Linaro GCC branch-4.6.4. Image Type: ARM Linux Kernel Image (uncompressed) # Booting kernel from Legacy Image at 02000000. U-Boot Environment: 0x00200000:0x00220000 (NAND)Īuto_recovery_check changes bootcmd: run nandboot PCI-e 1 (IF 1 - bus 1) Root Complex Interface, Detected Link X1, GEN 1.1 PCI-e 0 (IF 0 - bus 0) Root Complex Interface, Detected Link X1, GEN 2.0 U-Boot 2013.01 (11:42:52) Marvell version: 2015_T1.QA.0p16ĭDR3 32 Bit Width,FastPath Memory Access, DLB Enabled, ECC DisabledĪuto_recovery enabled:1, boot_part:1, boot_part_ready:3 MvSysEnvGetTopologyUpdateInfo: TWSI Read failedĭDR3 Training Sequence - Switching XBAR Window to FastPath WindowĭDR3 Training Sequence - Ended SuccessfullyīootROM: Image checksum verification PASSED PCIe, Idx 0: Link upgraded to Gen2 based on client cpabilities ![]() :** Link is Gen1, check the EP capability ![]() Init RD NAS topology Serdes Lane 3 is USB3 MvSysEnvIsFlavourReduced: TWSI Read of 'flavor' failed AVS selection from EFUSE disabled (Skip reading EFUSE values) ![]()
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. Archives
January 2023
Categories |